# EXHIBIT 018

"Integrated circuit and method for buffering to optimize burst length in networks on chips"

#### Samsung Product Including Exynos System on Chip<sup>1</sup> '800 Patent Claim Without conceding that the preamble of claim 10 of the '800 Patent is limiting, the Samsung 10. A method for Galaxy A53 (hereinafter, the "Samsung product") performs a method for buffering data in an buffering data in an integrated integrated circuit having a plurality of processing modules being connected with an interconnect circuit having a through interface units, wherein a first processing module communicates to a second processing module using transactions), either literally or under the doctrine of equivalents. plurality of processing modules being The Samsung product includes an integrated circuit. For example, the Samsung product includes the Exynos 1280 system on chip (hereinafter, the "Exynos SoC"). connected with an interconnect through interface units, wherein a first processing module communicates to a second processing module using transactions, the method comprising the acts of: Samsung Galaxy A53 Exynos 1280 https://semiconductor.samsung.com/processor/showcase/smartphone/

<sup>&</sup>lt;sup>1</sup> The Samsung product is charted as a representative product made used, sold, offered for sale, and/or imported by Samsung. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.

'800 Patent Claim		plurality of processing modules, for example Arm Cortex-A78 core, 3 GPU, and AI Engine with NPU:
	Specifications	
		Exynos 1280
	CPU	Cortex®-A78 x 2 + Cortex®-A55 x 6
	GPU	Mali™-G68
	Al	Al Engine with NPU
	Modem	5G NR Sub-6GHz 2.55Gbps (DL) / 1.28Gbps (UL) 5G NR mmWave 1.84Gbps (DL) / 0.92Gbps (UL) LTE Cat.18 6CC 1.2Gbps (DL) / Cat.18 2CC 200Mbps (UL)
	Connectivity	WiFi 802.11ac MIMO with Dual-band (2.4/5G), Bluetooth® 5.2, FM Radio Rx
	GNSS	Quad-constellation multi-signal for L1 and L5 GNSS
	Camera	Up to 108MP in single camera mode, Single-camera 32MP @30fps
	Video	4K 30fps encoding and decoding
	Display	Full HD+@120Hz
	Memory	LPDDR4x
	Storage	UFS v2.2
	Process	5nm
	https://semiconductor.samsun	ng.com/resources/brochure/Exynos1280.pdf
	technology, and/or a derivat	the Samsung product utilizes Arteris network on chip interconnect tive thereof, (collectively, the "Arteris NoC") as an interconnect to essing modules through interface units:


#### Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 4 of 114 PageID #: 729

#### U.S. Patent No. 8,086,800 (Radulescu and Goossens)



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	Arteris IP FlexNoC® Interconnect Licensed by
	Samsung's System LSI Business for Digital TV
	Chips
	by <b>Kurt Shuler</b> , on April 23, 2019
	CAMPBELL, Calif. –April 23, 2019– Arteris IP, the world's leading supplier of innovative, silicon-proven network- on-chip (NoC) interconnect semiconductor intellectual property, today announced that Samsung's System LSI
	Business has renewed multiple Arteris IP FlexNoC Interconnect licenses for use in multiple high-performance
	digital TV (DTV) processing chips utilizing Samsung's latest semiconductor technology process nodes.
	66 Over many years, FlexNoC interconnect IP has helped us accelerate
	implementation of our digital TV chip designs on our latest semiconductor
	process nodes. This core interconnect technology is required to develop
	complex and highly optimized chips in a predictable, low-risk fashion."
	SAMSUNG
	Jaeyoul Lee, Vice President, Samsung Electronics
	Samsung first licensed FlexNoC interconnect IP in 2010. Since then, Samsung has used Arteris interconnect IP to
	enable complex SoC architectures in chips like the <mark>Exynos mobile processors</mark> and other electronic systems.
	https://www.arteris.com/press-releases/samsung-lsi-dtv-arteris-ip-flexnoc

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	Arteris Interconnect IP Solution Selected by Samsung for Mobile SoC Deployment
	by <b>Kurt Shuler</b> , on November 02, 2010
	Network-on-Chip (NoC) interconnect technology leader enables higher performance and more cost effective designs for mobile phone systems-on-chip (SoCs)
	SUNNYVALE, California — November 2, 2010 — Arteris, Inc., a leading supplier of on-chip interconnect IP solutions, today announced that Samsung Electronics Co., Ltd., has selected Arteris' interconnect solutions for multiple chips within Samsung's mobile SOC products. Samsung chose Arteris interconnect IP to support the high speed inter-chip communication requirements in next generation mobile SOC products.
	The Arteris interconnect IP offers us a convenient solution to handle the high speed communication needed between our SoC and external modem IC. Our customers will benefit from the lower BOM cost and power consumption as a
	result of this IP. We look forward to Arteris' interconnect IP helping us shorten development schedules and lower risks associated with compatibility.
	SAMSUNG
	Thomas Kim, Vice President, SoC Platform Development, System LSI, Samsung Electronics  https://www.arteris.com/press-releases/pr_2010_nov_02?hsLang=en-us




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

# 

# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>	
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.	




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
master the provides requests;	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

# 

# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	<ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC</li> </ul>
	<ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317.
	As a further example, "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC [and] translate[] AHB transactions AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP" and has a "FIFO memory [] inserted in the datapath for AHB write access":

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure
	11.4) enable connection between an AMBA-AHB master IP and the NoC.
	It translates AHB transactions into an equivalent NTTP packet sequence,
	and transports requests and responses to and from a target NIU, that is,
	slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives
	32-bit AHB addresses from the NIU and returns the packet header and necker
	information that is needed to access the NTTP address space: Slave address,
	Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever
	the AHB address does not fit the predefined decoding range, the table as-
	serts an error signal that sets the error bit of the corresponding NTTP request
	packet, for further error handling by the NoC. The translation table is fully
	user-defined at design time: it must first be completed with its own hardware
	parameters, then passed to the NIU.
	A FIFO memory is inserted in the datapath for AHB write accesses. The
	FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can

# Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 16 of 114 PageID #: 741

# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>	
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is	
	<ul> <li>During a read request, until the requested data arrives from the Rx port</li> <li>During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>When an internal FIFO is full</li> </ul>	




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
a slave the	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between
provides	third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris
responses to the requests;	NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

# 


# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>	
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.	



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	<ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC</li> </ul>
	<ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317.
	As further example, "Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets" and have a FIFO memory in the datapath:

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.



# Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 24 of 114 PageID #: 749


# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
interface unit of	
the interface units;	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes:
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	<ul> <li>Then, the slave returns response packets.</li> </ul>
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

# Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 25 of 114 PageID #: 750

# U.S. Patent No. 8,086,800 (Radulescu and Goossens)


'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	<ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC</li> </ul>
	<ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317.
	As a further example, "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC":

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure
	11.4) enable connection between an AMBA-AHB master IP and the NoC.
	It translates AHB transactions into an equivalent NTTP packet sequence,
	and transports requests and responses to and from a target NIU, that is,
	slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives
	32-bit AHB addresses from the NIU and returns the packet header and necker
	information that is needed to access the NTTP address space: Slave address,
	Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever
	the AHB address does not fit the predefined decoding range, the table as-
	serts an error signal that sets the error bit of the corresponding NTTP request
	packet, for further error handling by the NoC. The translation table is fully
	user-defined at design time: it must first be completed with its own hardware
	parameters, then passed to the NIU.
	A FIFO memory is inserted in the datapath for AHB write accesses. The
	FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	<ul> <li>During a read request, until the requested data arrives from the Rx port</li> <li>During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>When an internal FIFO is full</li> </ul>




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
interconnect so that the master interface unit is between the master and the interconnect;	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:  11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:  • A master sends request packets.  • Then, the slave returns response packets.  As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

# Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 32 of 114 PageID #: 757

# U.S. Patent No. 8,086,800 (Radulescu and Goossens)


'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	<ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC</li> </ul>
	<ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317.
	As a further example, "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC":

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure
	11.4) enable connection between an AMBA-AHB master IP and the NoC.
	It translates AHB transactions into an equivalent NTTP packet sequence,
	and transports requests and responses to and from a target NIU, that is,
	slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives
	32-bit AHB addresses from the NIU and returns the packet header and necker
	information that is needed to access the NTTP address space: Slave address,
	Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever
	the AHB address does not fit the predefined decoding range, the table as-
	serts an error signal that sets the error bit of the corresponding NTTP request
	packet, for further error handling by the NoC. The translation table is fully
	user-defined at design time: it must first be completed with its own hardware
	parameters, then passed to the NIU.
	A FIFO memory is inserted in the datapath for AHB write accesses. The
	FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	<ul> <li>During a read request, until the requested data arrives from the Rx port</li> <li>During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>When an internal FIFO is full</li> </ul>




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
interface unit of	
the interface units;	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes:
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	<ul> <li>Then, the slave returns response packets.</li> </ul>
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

# 


# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	<ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC</li> </ul>
	<ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317.
	As further example, "Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets":

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
connecting the	The Arteris NoC utilized by the Exynos SoC included in the Samsung product connects the slave
slave interface unit	interface unit to the interconnect so that the slave interface unit is between the slave and the
to the interconnect so that the slave	interconnect, either literally or under the doctrine of equivalents.
interface unit is	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between
between the slave	third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris
and the	NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the
interconnect;	master and slave nodes, between the nodes and the network:
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

# Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 45 of 114 PageID #: 770


# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	<ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC</li> </ul>
	<ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317.
	As further example, "Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets":

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
determination unit	buffered by a master wrapper of the master interface unit, either literally or under the doctrine of
of the master	equivalents.
interface unit a	
first optimal	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between
amount of data to	third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris
be buffered by a	NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the
master wrapper of	master and slave nodes, between the nodes and the network:
the master interface unit;	11.3.1.1 Transaction Layer
interface unity	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets


# Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 51 of 114 PageID #: 776

# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	<ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC</li> </ul>
	<ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317.
	In the Arteris NoC "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC" and includes blocks such as "Data FIFO," "Translation Table," "Build Header & Necker," and "Packet Assembly":




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	defined by the hardware parameter" which "indicates the amount of data required to generate a
	Store packet: each time the FIFO is full, a Request packet is sent on the Tx port":
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure
	11.4) enable connection between an AMBA-AHB master IP and the NoC.
	It translates AHB transactions into an equivalent NTTP packet sequence,
	and transports requests and responses to and from a target NIU, that is,
	slave IP (slave can be any of the supported protocols). The AHB-to-NTTP
	unit instantiates a Translation Table for address decoding. This table receives
	32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address,
	Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever
	the AHB address does not fit the predefined decoding range, the table as-
	serts an error signal that sets the error bit of the corresponding NTTP request
	packet, for further error handling by the NoC. The translation table is fully
	user-defined at design time: it must first be completed with its own hardware
	parameters, then passed to the NIU.
	A FIFO memory is inserted in the datapath for AHB write accesses. The
	FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can

# Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 56 of 114 PageID #: 781

# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	<ul> <li>During a read request, until the requested data arrives from the Rx port</li> <li>During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>When an internal FIFO is full</li> </ul>




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
of the slave	
interface unit a	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between
second optimal	third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris
amount of data to	NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the
be buffered by a	master and slave nodes, between the nodes and the network:
slave wrapper of the slave interface	11.3.1.1 Transaction Layer
unit;	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

# Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 59 of 114 PageID #: 784


# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	<ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC</li> </ul>
	<ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317.
	As further example, "Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets" and includes blocks such as "Data FIFO "and "Packet Assembly":

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
ooo i atent Ciaim	In the Target NIUs of the Arteris NoC, similar to as described above for the Initiator NIUs, "[a] FIFO memory is inserted in the datapath for AHB accesses. The FIFO memory absorbs data at the AHB rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received." "[T]he FIFO depth is defined by the hardware parameter" which "indicates the amount of data required to generate a packet: each time the FIFO is full, a packet is sent on the Tx port":
	A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	<ul> <li>During a read request, until the requested data arrives from the Rx port</li> </ul>
	<ul> <li>During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> </ul>
	When an internal FIFO is full

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-">https://vdoc.pub/download/networks-on-chips-</a>
	theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 317-318.
buffering by the slave wrapper of the slave interface unit data from the slave to be transferred over the interconnect until a first optimal amount of data is buffered;	theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 317-318.  The Arteris NoC utilized by the Exynos SoC included in the Samsung product buffers by the slave wrapper of the slave interface unit data from the slave to be transferred over the interconnect until a first optimal amount of data is buffered, either literally or under the doctrine of equivalents.  For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:  11.3.1.1 Transaction Layer  The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:  • A master sends request packets.  • Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

#### Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 66 of 114 PageID #: 791


# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	<ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC</li> </ul>
	<ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317.
	As further example, "Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets" and includes blocks such as "Data FIFO "and "Packet Assembly":

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	In the Target NIUs of the Arteris NoC, similar to as described above for the Initiator NIUs, "[a] FIFO memory is inserted in the datapath for AHB accesses. The FIFO memory absorbs data at the AHB rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received." "[T]he FIFO depth is defined by the hardware parameter" which "indicates the amount of data required to generate a packet: each time the FIFO is full, a packet is sent on the Tx port":
	A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	<ul> <li>During a read request, until the requested data arrives from the Rx port</li> </ul>
	<ul> <li>During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> </ul>
	When an internal FIFO is full

# Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 72 of 114 PageID #: 797

# U.S. Patent No. 8,086,800 (Radulescu and Goossens)


'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
000 I atelit Claim	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 317-318.
	As a further illustration, the Arteris NoC uses "a mechanism called rated adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency." For other traffic, the "[b]est effort traffic can be left untouched[,]" "[l]atency sensitive traffic may have its urgency modulated as a function of the transaction[,]" "[s]oft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives[,]" and "[o]n the real-time modem data port, the hurry is fixed at a critical level":
	Those effects can be mended by the insertion of buffering. In the case of peak bandwidth reduction, a simple FIFO does the job: Busy states present at the output of the FIFO do not propagate back to the input until the FIFO is full. For a peak bandwidth increase, the situation is a bit more complex. In a FIFO, wait states present at the input are only absorbed when the FIFO is not empty. Arteris proposes a mechanism called rate adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency.  In this second step, the architecture is modified to introduce some buffering. In our example 760 bytes of memory have been distributed across the topology. Some have been put on existing links; some required the creation of new links.
	See Application driven network-on-chip architecture exploration & refinement for a complex SoC, <a href="https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springerappdrivennocarchitecture8.5x11.pdf">https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springerappdrivennocarchitecture8.5x11.pdf</a> , at pg.16.
transferring the buffered data from the slave wrapper to the master	The Arteris NoC utilized by the Exynos SoC included in the Samsung product transfers the buffered data from the slave wrapper to the master wrapper when said first optimal amount of data has been buffered by the slave wrapper, either literally or under the doctrine of equivalents.

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
wrapper when said first optimal amount of data has been buffered	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:
by the slave	11.3.1.1 Transaction Layer
wrapper;	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

# Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 74 of 114 PageID #: 799


# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	<ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC</li> </ul>
	<ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317.
	As further example, "Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets" and includes blocks such as "Data FIFO "and "Packet Assembly":

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
000 l'atent Claim	In the Target NIUs of the Arteris NoC, similar to as described above for the Initiator NIUs, "[a] FIFO memory is inserted in the datapath for AHB accesses. The FIFO memory absorbs data at the AHB rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received." "[T]he FIFO depth is defined by the hardware parameter" which "indicates the amount of data required to generate a packet: each time the FIFO is full, a packet is sent on the Tx port":
	A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	<ul> <li>During a read request, until the requested data arrives from the Rx port</li> </ul>
	<ul> <li>During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> </ul>
	When an internal FIFO is full

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-">https://vdoc.pub/download/networks-on-chips-</a>
	theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 317-318.
buffering by the master wrapper of the master interface unit data from the master to be transferred over the interconnect until a second optimal amount of data is buffered by the master wrapper;	The Arteris NoC utilized by the Exynos SoC included in the Samsung product buffers by the master wrapper of the master interface unit data from the master to be transferred over the interconnect until a second optimal amount of data is buffered by the master wrapper, either literally or under the doctrine of equivalents.  For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:  11.3.1.1 Transaction Layer  The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:  • A master sends request packets.  • Then, the slave returns response packets.  As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets


# Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 81 of 114 PageID #: 806

# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	<ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC</li> </ul>
	<ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317.
	In the Arteris NoC "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC" and includes blocks such as "Data FIFO," "Translation Table," "Build Header & Necker," and "Packet Assembly":




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	defined by the hardware parameter" which "indicates the amount of data required to generate a
	Store packet: each time the FIFO is full, a Request packet is sent on the Tx port":
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure
	11.4) enable connection between an AMBA-AHB master IP and the NoC.
	It translates AHB transactions into an equivalent NTTP packet sequence,
	and transports requests and responses to and from a target NIU, that is,
	slave IP (slave can be any of the supported protocols). The AHB-to-NTTP
	unit instantiates a Translation Table for address decoding. This table receives
	32-bit AHB addresses from the NIU and returns the packet header and necker
	information that is needed to access the NTTP address space: Slave address,
	Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table as-
	serts an error signal that sets the error bit of the corresponding NTTP request
	packet, for further error handling by the NoC. The translation table is fully
	user-defined at design time: it must first be completed with its own hardware
	parameters, then passed to the NIU.
	A FIFO memory is inserted in the datapath for AHB write accesses. The
	FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can

# Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 86 of 114 PageID #: 811

# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	<ul> <li>During a read request, until the requested data arrives from the Rx port</li> <li>During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>When an internal FIFO is full</li> </ul>




### Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 88 of 114 PageID #: 813


# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	urgency modulated as a function of the transaction[,]" "[s]oft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives[,]" and "[o]n the real-time modem data port, the hurry is fixed at a critical level":
	Those effects can be mended by the insertion of buffering. In the case of peak bandwidth reduction, a simple FIFO does the job: Busy states present at the output of the FIFO do not propagate back to the input until the FIFO is full. For a peak bandwidth increase, the situation is a bit more complex. In a FIFO, wait states present at the input are only absorbed when the FIFO is not empty. Arteris proposes a mechanism called rate adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency. In this second step, the architecture is modified to introduce some buffering. In our example 760 bytes of memory have been distributed across the topology. Some have been put on existing links; some required the creation of new links.
	See Application driven network-on-chip architecture exploration & refinement for a complex SoC, <a href="https://www.arteris.com/hs-fs/hub/48858/file-14363521-">https://www.arteris.com/hs-fs/hub/48858/file-14363521-</a>
	pdf/docs/springerappdrivennocarchitecture8.5x11.pdf, at pg.16.
transferring the buffered data from	The Arteris NoC utilized by the Exynos SoC included in the Samsung product transfers the buffered data from the master wrapper to the slave wrapper when said second optimal amount of
the master	data has been buffered by the master wrapper, either literally or under the doctrine of equivalents.
wrapper to the	in the second of the master wapper, entire merally of antire the docume of equivalents.
slave wrapper	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between
when said second	third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris
optimal amount of	NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the
data has been	master and slave nodes, between the nodes and the network:
buffered by the	
master wrapper,	

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	<ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC</li> </ul>
	<ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317.
	In the Arteris NoC "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC" and includes blocks such as "Data FIFO," "Translation Table," "Build Header & Necker," and "Packet Assembly":




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
ooo Patent Claim	
	defined by the hardware parameter" which "indicates the amount of data required to generate a
	Store packet: each time the FIFO is full, a Request packet is sent on the Tx port":
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure
	11.4) enable connection between an AMBA-AHB master IP and the NoC.
	It translates AHB transactions into an equivalent NTTP packet sequence,
	and transports requests and responses to and from a target NIU, that is,
	slave IP (slave can be any of the supported protocols). The AHB-to-NTTP
	unit instantiates a Translation Table for address decoding. This table receives
	32-bit AHB addresses from the NIU and returns the packet header and necker
	information that is needed to access the NTTP address space: Slave address,
	Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever
	the AHB address does not fit the predefined decoding range, the table as-
	serts an error signal that sets the error bit of the corresponding NTTP request
	packet, for further error handling by the NoC. The translation table is fully
	user-defined at design time: it must first be completed with its own hardware
	parameters, then passed to the NIU.
	A FIFO memory is inserted in the datapath for AHB write accesses. The
	FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can

# Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 94 of 114 PageID #: 819

# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	<ul> <li>During a read request, until the requested data arrives from the Rx port</li> <li>During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>When an internal FIFO is full</li> </ul>



"Integrated circuit and method for buffering to optimize burst length in networks on chips"

# '800 Patent Claim and the second determination unit is further configured to determine an optimal moment for sending the data in said first wrapper or said second wrapper according to communication properties of the communication between the master and the slave, wherein the communication properties include ordering of data transport, flow control including when a remote buffer is reserved for a connection, then a data producer will be allowed to send

### Samsung Product Including Exynos System on Chip 1

to communication properties of the communication between the master and the slave wherein the communication properties include ordering of data transport, flow control including when a remote buffer is reserved for a connection, then a data producer will be allowed to send data only when it is guaranteed that space is available for the produced data at the remote buffer, throughput where a lower bound on throughput is guaranteed, latency where an upper bound for latency is guaranteed, lossiness including dropping of data, transmission termination, transaction completion, data correctness, priority, and data delivery, either literally or under the doctrine of equivalents.

For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:

### 11.3.1.1 Transaction Layer


The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:

- A master sends request packets.
- Then, the slave returns response packets.


As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

data only when it

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
is guaranteed that space is available for the produced data at the remote buffer, throughput where a lower bound on throughput is guaranteed, latency where an upper bound for latency is guaranteed, lossiness including dropping of data, transmission termination, transaction completion, data correctness, priority, and data delivery.	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	<ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC</li> </ul>
	<ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317.
	In the Arteris NoC "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC" and includes blocks such as "Data FIFO," "Translation Table," "Build Header & Necker," and "Packet Assembly":




'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	defined by the hardware parameter" which "indicates the amount of data required to generate a
	Store packet: each time the FIFO is full, a Request packet is sent on the Tx port":
	Ad O O A . In State of NULL Hards
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure
	11.4) enable connection between an AMBA-AHB master IP and the NoC.
	It translates AHB transactions into an equivalent NTTP packet sequence,
	and transports requests and responses to and from a target NIU, that is,
	slave IP (slave can be any of the supported protocols). The AHB-to-NTTP
	unit instantiates a Translation Table for address decoding. This table receives
	32-bit AHB addresses from the NIU and returns the packet header and necker
	information that is needed to access the NTTP address space: Slave address,
	Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever
	the AHB address does not fit the predefined decoding range, the table as-
	serts an error signal that sets the error bit of the corresponding NTTP request
	packet, for further error handling by the NoC. The translation table is fully
	user-defined at design time: it must first be completed with its own hardware
	parameters, then passed to the NIU.
	A FIFO memory is inserted in the datapath for AHB write accesses. The
	FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	<ul> <li>During a read request, until the requested data arrives from the Rx port</li> <li>During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>When an internal FIFO is full</li> </ul>



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.



'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
ooo ratent Claim	In the Target NIUs of the Arteris NoC, similar to as described above for the Initiator NIUs, "[a] FIFO memory is inserted in the datapath for AHB accesses. The FIFO memory absorbs data at the AHB rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received." "[T]he FIFO depth is defined by the hardware parameter" which "indicates the amount of data required to generate a packet: each time the FIFO is full, a packet is sent on the Tx port":
	A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	<ul> <li>During a read request, until the requested data arrives from the Rx port</li> </ul>
	<ul> <li>During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> </ul>
	When an internal FIFO is full

(900 Balant Clair	Company Day does In also disa Ferrance Contant on China
'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-">https://vdoc.pub/download/networks-on-chips-</a>
	theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 317-318.
	As a further illustration, the "Arteris NTTP protocol is packet-based" and the packets, which have "header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address," are "transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes":
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are trans-
	ported to other parts of the NoC to accomplish the transactions that are
	required by foreign IP nodes. All packets are comprised of cells: a header
	cell, an optional necker cell, and possibly one or more data cells (for packet
	definition see Figure 11.2; further descriptions of the packet can be found in
	the next subsection). The header and necker cells contain information relative
	to routing, payload size, packet type, and the packet target address. Formats
	for request packets and response packets are slightly different, with the key
	difference being the presence of an additional cell, the necker, in the request
	packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As yet a further illustration, packets in the Arteris NoC are "delivered as words that are sent
	along links and "[o]ne link (represented in Figure 11.1) defines the following signals," which
	include "the current priority of the packet used to define preferred traffic class (or Quality of
	Service)" and "[f]low control":

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	<ul> <li>Data—Data word of the width specified at design-time.</li> </ul>
	<ul> <li>Frm—When asserted high, indicates that a packet is being transmit- ted.</li> </ul>
	<ul> <li>Head—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.</li> </ul>
	<ul> <li>TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.</li> </ul>
	<ul> <li>Pres.—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).</li> </ul>
	<ul> <li>Vld—Data valid: when asserted high, indicates that a word is being transmitted.</li> </ul>
	<ul> <li>RxRdy—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.</li> </ul>
	<i>Id.</i> at 313-314.

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	As a further illustration, the Arteris NoC implements Quality of Service (QoS) to "provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic"; "QoS, which includes guarantees of throughput and/or latency, is achieved by exploiting the signal pressure embedded into the NTTP packet definition" where the "pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed"; and the "pressure information will be embedded in the NTTP packet at the NIU level":
	<b>Quality of Service (QoS).</b> The QoS is a very important feature in the interconnect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.  In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.  The Arteris NoC supports the following four different traffic classes:

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	<ul> <li>Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.</li> </ul>
	<ul> <li>Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.</li> </ul>
	• Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.
	<ul> <li>Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.</li> </ul>

# Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 112 of 114 PageID #: 837

# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	*Note that in the NTTP packet, the pressure field allows more then one bit, resulting in multiple levels of preferred traffic.
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 315-316.
	In addition, the Arteris Interconnect includes "a mechanism called rated adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency." For other traffic, the "[b]est effort traffic can be left untouched[,]" "[l]atency sensitive traffic may have its urgency modulated as a function of the transaction[,]" "[s]oft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives[,]" and "[o]n the real-time modem data port, the hurry is fixed at a critical level."
	Those effects can be mended by the insertion of buffering. In the case of peak bandwidth reduction, a simple FIFO does the job: Busy states present at the output of the FIFO do not propagate back to the input until the FIFO is full. For a peak bandwidth increase, the situation is a bit more complex. In a FIFO, wait states present at the input are only absorbed when the FIFO is not empty. Arteris proposes a mechanism called rate adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency.  In this second step, the architecture is modified to introduce some buffering. In our example 760 bytes of memory have been distributed across the topology. Some have been put on existing links; some required the creation of new links.
	Application driven network-on-chip architecture exploration & refinement for a complex SoC, <a href="https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springer-appdrivennocarchitecture8.5x11.pdf">https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springer-appdrivennocarchitecture8.5x11.pdf</a> , at p. 16.

### Case 2:22-cv-00481-JRG Document 1-18 Filed 12/19/22 Page 113 of 114 PageID #: 838

# U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	For the other traffic, the configuration can be done in architecture.
	<ul> <li>Best effort traffic can be left untouched.</li> <li>Latency sensitive traffic may have its urgency modulated as a function of the transaction:</li> </ul>
	<ul> <li>Normal for writes and important for reads.</li> <li>Soft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives: Critical until a specified bandwidth is obtained on a sliding 4 microsecond window, and normal thereafter. These settings are set through configuration registers and</li> </ul>
	<ul> <li>may be modified while the interconnect is running. The mechanism is called a bandwidth regulator.</li> <li>On the real-time modem data port, the hurry is fixed at a critical level.</li> </ul>
	<i>Id.</i> at 18.
	As a further illustration, the Arteris NoC implements QoS mechanisms that performs arbitration based on "Bandwidth Regulartor (BR)" and "Bandwidth Limiter (BL)":

'800 Patent Claim	Samsung Product Including Exynos System on Chip <sup>1</sup>
	Bandwidth Limiters and Rate Regulators
	Many times architects will want to implement QoS within their SoC but the QoS prioritization data is not available from the individual IP blocks. In this case, QoS information may be generated from within the NoC interconnect using Arteris' QoS Generator. The QoS Generator can instantiate sophisticated, and software programmable, means to regulate interconnect QoS, including:
	<ul> <li>&gt; Bandwidth Limiters – Bandwidth limiters cause a socket to stop accepting requests when a run-time programmable throughput threshold has been exceeded.</li> <li>&gt; Rate Regulators – Rate regulators cause a socket's transactions to be demoted when a bandwidth threshold is reached. This can be considered a smoother version of the bandwidth limiter because transactions are only demoted instead of stalled.</li> </ul>
	https://www.arteris.com/end-to-end-quality-of-service-qos